Verilog X
I found an interesting paper on the dangerous Verilog
You can find the paper at the link here - The Dangers of Living with an X by Mike Turpin
Sphere: Related ContentTHE VLSI HOMEPAGE
A Practical guide to VLSI Design and Verification..
Pages
RSS
Search
search site archives
Search the Web
Categories
- ASIC Design Flow
- SystemVerilog
- Digital Design
- Design Verification
- Formal Verification
- DFT
- Static Timing Analysis
- Career Guidance
- Miscellaneous
Sponsors
Blogroll
- Adventures in ASIC Digital Design
- ASIC World
- Deepchip
- EDACafe
- EE times
- Rajesh Bawankule's Verilog Center
- Specman Verification
- Sunburst Design
- Synopsys Solvnet
- Verification Guild
Amazon
Archives
ADS
TagCloud
ASIC design flow Assertions Career Guidance clock dividers Design Verification dft Digital design FIFO Formal Verification Metastability Primetime resets Static Timing Analysis Synchronizers SystemVerilog Verilog