Comments on: Input and Output Delays in Primetime http://vlsihomepage.com/2007/09/15/input-and-output-delays-in-primetime/ A Practical guide to VLSI Design and Verification.. Mon, 06 Oct 2008 16:49:40 +0000 http://wordpress.org/?v=2.2.2 By: Nigam http://vlsihomepage.com/2007/09/15/input-and-output-delays-in-primetime/#comment-15 Nigam Fri, 12 Oct 2007 10:10:27 +0000 http://vlsihomepage.com/2007/09/15/input-and-output-delays-in-primetime/#comment-15 thanks chipdesignart ! Yes, the diagrams on your site make it clearer. -Nigam PS - the front page isn't well-aligned in firefox. thanks chipdesignart ! Yes, the diagrams on your site make it clearer.

-Nigam

PS - the front page isn’t well-aligned in firefox.

]]> By: Setup and Hold times | THE VLSI HOMEPAGE http://vlsihomepage.com/2007/09/15/input-and-output-delays-in-primetime/#comment-7 Setup and Hold times | THE VLSI HOMEPAGE Tue, 25 Sep 2007 15:16:49 +0000 http://vlsihomepage.com/2007/09/15/input-and-output-delays-in-primetime/#comment-7 [...] clear now ? We will cover IO constraints [...] […] clear now ? We will cover IO constraints […]

]]> By: chipdesignart http://vlsihomepage.com/2007/09/15/input-and-output-delays-in-primetime/#comment-6 chipdesignart Mon, 17 Sep 2007 07:07:58 +0000 http://vlsihomepage.com/2007/09/15/input-and-output-delays-in-primetime/#comment-6 hi, Good article. Similar to this there is an article for Static timing analysis , please visit, where you can get diagramatic explanations about input/output delays chip timings, scenario for false/multicycle paths, source synchrounous paths all concepts are available http://www.vlsichipdesign.com/static%20timing%20analysis.html hi,
Good article.
Similar to this there is an article for Static timing analysis , please visit, where you can get diagramatic explanations about input/output delays chip timings, scenario for false/multicycle paths, source synchrounous paths all concepts are available
http://www.vlsichipdesign.com/static%20timing%20analysis.html

]]>