<?xml version="1.0" encoding="UTF-8"?><!-- generator="wordpress/2.2.2" -->
<rss version="2.0" 
	xmlns:content="http://purl.org/rss/1.0/modules/content/">
<channel>
	<title>Comments on: Metastability in Design</title>
	<link>http://vlsihomepage.com/2007/09/03/metastability-in-design/</link>
	<description>A Practical guide to VLSI Design and Verification..</description>
	<pubDate>Fri, 21 Nov 2008 17:32:02 +0000</pubDate>
	<generator>http://wordpress.org/?v=2.2.2</generator>

	<item>
		<title>By: Toggle synchronizer &#124; THE VLSI HOMEPAGE</title>
		<link>http://vlsihomepage.com/2007/09/03/metastability-in-design/#comment-3</link>
		<author>Toggle synchronizer &#124; THE VLSI HOMEPAGE</author>
		<pubDate>Tue, 25 Sep 2007 15:13:21 +0000</pubDate>
		<guid>http://vlsihomepage.com/2007/09/03/metastability-in-design/#comment-3</guid>
		<description>[...] dual stage synchronizer cell ensures that the signal remains stable in the sampling clock domain but that is not enough. [...]</description>
		<content:encoded><![CDATA[<p>[&#8230;] dual stage synchronizer cell ensures that the signal remains stable in the sampling clock domain but that is not enough. [&#8230;]</p>
]]></content:encoded>
	</item>
</channel>
</rss>
